A fast-acquisition PLL using split half-duty sampled feedforward loop filter
نویسندگان
چکیده
منابع مشابه
designing a fast locking pll
a phase-locked loop (pll) based frequency synthesizer is an important circuit that is used in many applications, especially in communication systems such as ethernet receivers, disk drive read/write channels, digital mobile receivers, high-speed memory interfaces, system clock recovery and wireless communication system. other than requiring good signal purity such as low phase noise and low spu...
All Digital Ultra-Fast Acquisition PLL
Frequency synthesizers find use in all high frequency applications such as communications, radar, digital communications, electronic imaging and spectroscopy [1]. There are three main techniques commonly used 1) PLL synthesizers based on a feedback mechanism to lock to a reference frequency. The popularity of the PLL is due to their extended tracking range and low cost. 2) Direct analog frequen...
متن کاملA Tracking PLL with an FIR Loop Filter
To stabilize the feedback loop of a PLL a lead-lag filter is used, implemented by driving the charge-pump current to a series resistor capacitor network [1]. While many designs have created the needed resistor using the resistance of an amplifier [2], and even made this resistor track the operating frequency [3], all these loops suffer from periodic noise on the control voltage caused by the sm...
متن کاملDesign of All Digital Phase Locked Loop (d-pll) with Fast Acquisition Time
A Digital PLL is designed with improved acquisition time and power efficiency. The implemented D-PLL can operate from 6.54MHz to 105MHz with a power dissipation of is 7.763μW (at 210MHz) with 1.2V supply voltage. The D-PLL is synthesized using cadence RTL compiler in 45nm CMOS process technology.
متن کاملA 990-µW 1.6-GHz PLL Based on a Novel Supply-Regulated Active-Loop-Filter VCO
A low-power 1.6-GHz phase-locked loop (PLL) based on a novel supply-regulated voltage-controlled oscillator (SR-VCO) including an active-loop filter (ALF) is realized. In this PLL, an active RC filter is combined with SR-VCO, achieving the advantages of ALF PLL without penalties in power consumption or phase noises. The PLL has measured rms jitter of 4.82 ps, and its core consumes 990 μW from 1...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Consumer Electronics
سال: 2010
ISSN: 0098-3063
DOI: 10.1109/tce.2010.5606337